

## Tuning system

The invention relates to a tuning system for receiving a radio frequency input signal included in a frequency range having a maximum frequency and a minimum frequency and a plurality of non-overlapping bands, the tuning system comprising a voltage-controlled oscillator controlled by an analog signal and a first binary signal.

5 Tuning systems are essential building blocs in communication systems e.g. receivers. A receiver receives a signal included in a frequency range, said range having a plurality of non-overlapping bands. The receiver comprises an oscillator that generates a periodical signal having a frequency that is proportional to the input signal. In modern receivers the oscillators are included in a Phase-Locked Loop (PLL) and are controlled by an 10 analog voltage for continuous tuning. When the frequency range is relatively large the analog signal is not sufficient for modifying the frequency of the periodical signal generated by the oscillator and a supplementary digital control of the oscillator is provided.

15 US-A-6,211,745 discloses a PLL comprising a voltage controlled oscillator (VCO), the voltage controlled oscillator comprising a digitally controlled capacitive network coupled to a LC tank circuit. The PLL is used in a Bluetooth system wherein the tuning range is relatively small i.e. 78 MHz from 2.402 GHz to 2.48 GHz. In the same patent it is suggested that the invention could be used also in wide band communication simply by 20 modification of a reference frequency of the PLL, a division factor of a divide-by-M circuit and a value of a digital word used for controlling the capacitive network. However, the frequency of the VCO could not be precisely set for receiving only the signals included within a band. Hence, the receiver also receives signals included in adjacent bands.

25

It is therefore an object of the present invention obtain a receiver for receiving signals situated only within a frequency band. It is also desirable to have a method for calibrating a receiving system for receiving signals within a frequency range, said range including a plurality of non-overlapping bands.

In accordance with the invention this is achieved in a tuning system as described in the introductory paragraph, the system being characterized in that the analog signal is inputted to a window comparator, said comparator having a low threshold which is indicative for the minimum frequency and a high threshold which is indicative for the maximum frequency. The voltage-controlled oscillator (VCO) generates a periodical output signal, a frequency of this signal being determined by a magnitude of the analog signal. The magnitude of the analog signal is situated within a range having a low threshold and a high threshold. When the analog signal equals the high threshold value, the VCO generates an output signal having the highest frequency. When the analog signal equals the low threshold value, the VCO generates an output signal having the lowest frequency. Hence, the threshold levels could be used as an overflow and an underflow indicator for the frequency of the signal generated by the VCO.

In an embodiment of the invention the window comparator generates a signal that is inputted to a controller, for generating the first binary signal to digitally control an output frequency of the voltage-controlled oscillator. The controller generates a binary signal that is used for controlling switches used for connecting or disconnecting tunable elements to or from tuning devices included in the VCO as e.g. LC tank circuits. In case of LC tank circuits, in most cases the switches connect or disconnect the capacitors included in the tank.

In an embodiment of the invention the controller further generates a second binary signal that is inputted to a frequency divider for determining a division factor of a periodical signal generated by the voltage-controlled oscillator. In any digital system the speed of operation is a critical factor and therefore a reduction of the operation frequency is applied whenever this is possible. Usually the reduction of frequency is achieved in a frequency divider. A digital number determines a frequency divider number representing how many times an input frequency is reduced. This number could be fixed or settable. When a fixed number is used, a ratio between an output frequency and an input frequency characterizing the divider has a predetermined value. When a settable number is used, a ratio between an output frequency and an input frequency characterizing the divider has a value determined by an actual value of the digital number.

In another embodiment of the invention the controller further comprises a local memory for storing binary representations of the frequency range and of each of the bands included in the frequency range. The local memory could be a binary memory for memorizing binary signals that control the output frequency of the VCO. A profile of any output frequency of the VCO is therefore stored in the memory cells of the controller. As an

alternative, the memory cells could store the voltages that determine the output frequency of the VCO in e.g. capacitor type memory cells i.e. capacitors are used for storing voltages in a known per se way.

In another embodiment of the invention the tuning system further comprises a 5 PLL, the PLL including a phase detector coupled to the frequency divider. The phase detector generates an error signal that is proportional to a phase difference between a reference periodical signal and a signal generated by the frequency divider. The error signal is inputted to a compound bloc comprising a charge pump coupled to a loop filter, the compound bloc generating the analog signal. The analog signal is used for controlling tunable devices 10 included in the VCO such that the phase difference between the reference signal and the signal generated by the frequency divider is substantially zero.

In another embodiment of the invention the window comparator comprises a 15 first differential comparator and a second differential comparator. The first differential comparator generates a first signal having a first binary value whenever the analog signal is bigger than the high threshold. The second differential comparator generates a second signal having a second binary value whenever the analog signal is smaller than the low threshold. The first binary value and the second binary value could be either HIGH or LOW when indicating the analog signal is either bigger than the high threshold or smaller than the low threshold.

20 In another embodiment of the invention the voltage-controlled oscillator comprises a plurality of capacitors coupled respectively to a plurality of switches, a state of the switches being controlled by the first digital signal. The switches could be connected to a terminal of any capacitor or, alternatively, they could be disconnected from the capacitors. When a switch is connected to a capacitor, corresponding to a state ON of the switch, the 25 capacitor capacity is added to a overall capacity of the circuit. Considering that the first binary signal has the form  $D=d_1d_2\dots d_n$  wherein  $d_i$  is 0 or 1 and the any switch  $S_1, S_2, \dots, S_n$  is turned ON when the respective  $d_i$  is 1, then the overall capacity could be written as

$$C = \sum_{i=1}^n d_i C_i. \text{ The preceding relation emphasizes the direct relation between the overall capacity and the first binary signal.}$$

30 In an embodiment of the invention is presented a tuning method for the tuning system comprising steps of:

1. Setting all the switches in an OFF state i.e.  $D = 00\dots 0$ ;

2. Modifying the second binary signal sequentially until the first signal (S1) is HIGH;

3. Setting all the switches in an ON state i.e.  $D = 11\dots 1$ ;

4. Modifying the second binary signal sequentially until the second signal is HIGH;

5. HIGH;

5. Setting the first binary signal  $D = 00\dots 1$ ;

6. Adjusting the second binary signal till the first signal becomes HIGH;

7. Adjusting the second binary signal till the second signal becomes HIGH;

8. Storing the second binary signal codes in the controller 3 memory;

10. Modifying the first binary signal to the next value i.e.  $D = 0\dots 10$ ; and

10. Repeating steps 6 to 9 until all possible D values are used.

Let us make the following notations:  $N_{max}$  is the division factor obtained in step 2,  $N_{min}$  is the division factor obtained in step 4,  $N_H$  is the division factor obtained in step 6,  $N_L$  is the division factor obtained in step 7.

15. It is observed that the frequency of the signal generated by the frequency divider has the frequency of the signal generated by the voltage-controlled oscillator divided by the decimal equivalent number of the second binary signal DIV e.g.  $D_N$ . Let us note the frequency of the signal generated by the voltage-controlled oscillator as  $f_S$ . It results that after division the frequency of the signal is  $f_S / D_N$ . It is further observed that a useful number 20 is  $N_{range} = N_H - N_L$  that indicates how many division numbers are used for tuning within a given frequency band i.e. how many division numbers are necessary for the window comparator to be maintained in a state  $S_1S_2 = 01$ . Therefore, using the stored numbers for every frequency band the locking process is quickened.

25

The above and other features and advantages of the invention will be apparent from the following description of exemplary embodiments of the invention with reference to the accompanying drawings, in which:

Fig. 1 depicts a tuning system according to the invention,

30. Fig. 2 depicts a window comparator according to an embodiment of the invention,

Fig. 3 depicts a bank of capacitors used in a tuning system according to an embodiment of the invention.

Fig. 1 depicts a tuning system 100 according to the invention. The tuning system 100 is designed to receive a radio frequency input signal included in a frequency range having a plurality of non-overlapping bands, a high frequency and a low frequency.

5 The tuning system 100 comprises a voltage-controlled oscillator (VCO) 6 controlled by an analog signal  $V_T$  and a first binary signal D. The analog signal  $V_T$  is inputted to a window comparator 1, said comparator 1 having a low threshold  $V_L$  which is indicative for low frequency and a high threshold  $V_H$  which is indicative for the high frequency. Optionally the window comparator 1 is achieved in a device as shown in Fig. 2. The window comparator 1  
 10 comprises a first differential comparator 11 and a second differential comparator 12. The first differential comparator generates a first signal S1 having a first binary value whenever the analog signal  $V_T$  is bigger than the high threshold  $V_H$ . The second differential comparator generates a second signal S2 having a second binary value whenever the analog signal  $V_T$  is smaller than the low threshold  $V_L$ . In the embodiment shown in Fig. 4 the signals  $V_H$ ,  $V_L$ ,  $V_T$   
 15 , S1 and S2 are voltages. A window comparator 1 having the respective signals as currents or a combination of voltages and currents thereof could be relatively easy imagined by a skilled person in the art. In the embodiment of the window comparator 1 shown in Fig. 2 the signals S1 and S2 have a HIGH value when indicating that  $V_T$  is bigger than  $V_H$  or smaller than  $V_L$ . Otherwise the binary signals have a LOW value. Corresponding to a relationship between the  
 20 voltages and the binary signals, the following table could be generated.

| STATE             | S1   | S2   |
|-------------------|------|------|
| $V_T < V_L$       | LOW  | HIGH |
| $V_L < V_T < V_H$ | LOW  | LOW  |
| $V_T > V_H$       | HIGH | LOW  |

Table

It is observed that the for a person skilled in the art it would be relatively easy to derive obvious alternatives to the schematic shown in Fig. 2 and to the Table, having in mind that the window comparator 1 should generate three different combinations for the

25 signals S1, S2.

The signals generated by the window comparator 1 are inputted to a controller 3, the controller 3 generating the first binary signal D for digitally control an output frequency of the voltage-controlled oscillator 6. The controller further generates a second binary signal DIV that is inputted to a frequency divider 4 for determining a division factor of 30 a periodical signal S generated by the voltage-controlled oscillator 6. The controller 3

includes a local memory for storing a binary representation of the frequency range and of each of the bands included in the frequency range. The tuning system 100 further comprises a PLL loop. The PLL loop includes a phase detector 5 coupled to the frequency divider 4. The phase detector 5 generates an error signal that is proportional to a phase difference between a 5 phase of a reference periodical signal  $f_{REF}$  and a phase of a signal generated by the frequency divider 4. The error signal is inputted to a compound bloc 7 comprising a charge pump coupled to a loop filter, the compound bloc 7 generating the analog signal  $V_T$ .

Tuning systems are normally tuned before delivering to a customer and, therefore, a tuning method for a tuning system according to the invention is desirable. 10 Therefore, in the following considerations, a method for tuning a tuning system 100 according to the invention is presented.

It is considered that the first binary signal is  $D=d_1d_2\dots d_n$  where  $d_i$  is 0 or 1 and the any switch  $SW_1, SW_2, \dots, SW_n$  is turned ON when the respective  $d_i$  is 1. It results for the circuit shown in Fig. 3 that the overall capacity could be written as  $C=\sum_{i=1}^n d_i C_i$ . Any 15 capacitor  $C_i$ ,  $i=1\dots n$ , could be implemented as passive capacitors or as MOS capacitors. The preceding relation emphasizes the direct relation between the overall capacity and the first binary signal  $D$ . The first signal  $S_1$  is used as an indication whether the analog signal  $V_T$  is bigger than  $V_H$ . In this situation it results that the frequency generated by the VCO 6 is bigger than a maximum possible frequency and therefore two actions are considered. Firstly, the 20 second binary signal  $DIV$  is modified such that the frequency of the signal generated by the divider is lowered. Secondly, the first digital signal  $D$  is for lowering the frequency of the signal  $S$  generated by the VCO increasing the overall capacity of the circuit shown in Fig. 3. An analogous mechanism is provided in the situation when the analog signal  $V_T$  is lower than the signal  $V_L$  and the second signal  $S_2$  is HIGH. The first and the second binary signals  $D$  25 and respectively  $DIV$  are store in the local memory of the controller 3 being available for an automatic tuning or for a further calibration of the tuning system 100.

The tuning mechanism could be summarize as follows:

1. Setting all the switches  $SW_1\dots SW_n$  in an OFF state i.e.  $D = 00\dots 0$ ;
2. Modifying the second binary signal  $DIV$  sequentially until the first signal  $S_1$  is HIGH;
3. Setting all the switches  $SW_1\dots SW_n$  in an ON state i.e.  $D = 11\dots 1$ ;
4. Modifying the second binary signal  $DIV$  sequentially until the second signal  $S_2$  is HIGH;

5. Setting the first binary signal D = 00... 1;
6. Adjusting the second binary signal DIV till the first signal S1 becomes HIGH;
7. Adjusting the second binary signal DIV till the second signal S2 becomes

5 HIGH;

8. Storing the second binary signal DIV codes in the controller 3 memory;
9. Modifying the first binary signal D to the next value i.e. D = 0... 10; and
10. Repeating steps 6 to 9 until all possible D values are used.

Let us make the following notations: Nmax is the division factor obtained in  
10 step 2, Nmin is the division factor obtained in step 4, NH is the division factor obtained in  
step 6, NL is the division factor obtained in step 7.

It is observed that the frequency of the signal generated by the frequency  
divider is the frequency of the signal S divided by the decimal equivalent number of the  
second binary signal DIV e.g.  $D_N$ . Let us note the frequency of the signal S as  $f_S$ . It results  
15 that after division the frequency of the signal is  $f_S / D_N$ . It is further observed that a useful  
number is Nrange = NH - NL that indicates how many division numbers are used for tuning  
within a given frequency band i.e. how many division numbers are necessary for the window  
comparator to be maintained in a state  $S_1 S_2 = 01$ . Therefore, using the stored numbers for  
every frequency band the locking process is quickened. The tuning mechanism above  
20 described is used for the calibration of the tuning system. A tuning system failing to  
correspond to this tuning mechanism has to be rejected because it means that there are  
frequency bands in the frequency range that could not be covered by the tuning system.  
Hence, the tuning mechanism improves the quality control of the tuning systems using an  
analog and a binary control for the VCO.

25 In the description of the invention the meaning of frequency range FR and  
frequency band FB are considered as in Fig. 4.

It is remarked that the scope of protection of the invention is not restricted to  
the embodiments described herein. Neither is the scope of protection of the invention  
restricted by the reference numerals in the claims. The word 'comprising' does not exclude  
30 other parts than those mentioned in the claims. The word 'a(n)' preceding an element does  
not exclude a plurality of those elements. Means forming part of the invention may both be  
implemented in the form of dedicated hardware or in the form of a programmed purpose  
processor. The invention resides in each new feature or combination of features.